Dynamic Key Generattion to Enhance DES Algorithm Securities Using FPGA
نویسنده
چکیده
This paper proposed a “Dynamic key generation” for DES algorithm which makes DES strong. DES is acronym for “Data Encryption Standard”. Based on the analysis of DES algorithm, the generation of sub key and its arithmetic is weak, so that key generation can be reconfigured. For key generation, we can use three modes, first one is “Direct key” by the user, second one is key shifted through “LFSR”, and third one is key generated by “chaotic or logistics” encryption. For implementation this project, I have divided this into two part, first part is DES algorithm part another is key generation part. A control unit also initiate here to control round of DES and encryption/decryption mode. Keywords— DES, Dynamic Key Generator, FPGA, LFSR, Chaotic Encryption.
منابع مشابه
High Performance DES Encryption in Virtex(tm) FPGAs Using Jbits(tm)
A JBits implementation of the Data Encryption Standard (DES) algorithm in a Virtex FPGA is described. The Virtex architecture eÆciently implements the DES primitive operations, and permits a high degree of pipelining. JBits provides a Java-based Application Programming Interface (API) for the run time creation and modi cation of the con guration bitstream. This allows dynamic circuit specializa...
متن کاملNeuro-fuzzy control of bilateral teleoperation system using FPGA
This paper presents an adaptive neuro-fuzzy controller ANFIS (Adaptive Neuro-Fuzzy Inference System) for a bilateral teleoperation system based on FPGA (Field Programmable Gate Array). The proposed controller combines the learning capabilities of neural networks with the inference capabilities of fuzzy logic, to adapt with dynamic variations in master and slave robots and to guarantee good prac...
متن کاملA Cryptanalytic Time-Memory Tradeoff: First FPGA Implementation
A cryptanalytic time-memory tradeoff allows the cryptanalysis of any N key symmetric cryptosystem in O(N 2 3 ) operations with O(N 2 3 ) storage, if a precomputation of O(N) operations has been done in advance. This procedure is well known but did not lead to any realistic implementations. In this paper, the experimental results for the cryptanalysis of DES that are presented are based on a tim...
متن کاملExperimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator Board
In this paper, we present the results of the first phase of a project aimed at implementing a full suite of IPSec cryptographic transformations in reconfigurable hardware. Full implementations of the new Advanced Encryption Standard, Rijndael, and the older American federal standard, Triple DES, were developed and experimentally tested using the SLAAC-1V FPGA accelerator board, based on Xilinx ...
متن کاملFpga Implementation of Des Using Pipelining Concept with Skew Core Key-scheduling
This paper presents a high-performance reconfigurable hardware implementation of the Data Encryption Standard (DES) algorithm. This is achieved by combining pipelining concept with novel skew core key scheduling method and compared with previous illustrated encryption algorithms. The DES design is implemented on Xilinx Spartan-3e Field Programming Gate Arrays (FPGA) technology. Final 16-stage p...
متن کامل